

S7IAL0I6D based MCPs

Stacked Multi-Chip Product (MCP) Flash Memory and RAM

I6 Megabit (I M x I6-bit) CMOS 3.0 Volt-only Flash Memory and 2 Megabit (I28K x I6-bit) Static RAM/ Pseudo Static RAM

ADVANCE INFORMATION

Distinctive Characteristics

MCP Features

- Power supply voltage of 2.7 to 3.1 volt
- **■** High performance

- 70 ns

- Packages
 - 7 x 9 x 1.2 mm 56 ball FBGA
- **■** Operating Temperature
 - -25°C to +85°C (Wireless)

General Description

The S71AL series is a product line of stacked Multi-Chip Product (MCP) packages and consists of:

- One S29AL Flash memory die
- pSRAM or SRAM

The products covered by this document are listed in the table below:

		Flash Memory Density
		I6Mb
SRAM Density	2Mb	S71AL016D02



Product Selector Guide

16 Mb Flash Memory

Device-Model#	Flash Access time (ns)	SRAM density	(p)SRAM Access time (ns)	SRAM type	Package
S71AL016D02-TF	70	2 M SRAM	70	SRAM2	TLC056
S71AL016D02-BF	70	2 M SRAM	70	SRAM2	TLC056
S71AL016D02-T7	70	2 M SRAM	70	SRAM1	TLC056
S71AL016D02-B7	70	2 M SRAM	70	SRAM1	TLC056

2



TABLE OF CONTENTS

S7IAL0I6D based MCPs		Write Operation Status	34
Distinctive Characteristics		DQ7: Data# Polling	34
Distinctive Characteristics		Figure 5. Data# Polling Algorithm	35
MCP Features		RY/BY#: Ready/Busy#	35
General Description		DQ6: Toggle Bit I	36
Product Selector Guide		DQ2: Toggle Bit II	36
I6 Mb Flash Memory	2	Reading Toggle Bits DQ6/DQ2	37
Connection Diagram	.6	Figure 6. Toggle Bit Algorithm	38
Pin Description	7	DQ5: Exceeded Timing Limits	38
Logic Symbol		DQ3: Sector Erase Timer	39
Ordering Information		Table 10. Write Operation Status	
Valid Combinations		Figure 7. Maximum Negative Overshoot Waveform	
		Figure 8. Maximum Positive Overshoot Waveform	
Physical Dimensions	10	Operating Ranges 4	10
TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA)		Figure 9. I_{CC1} Current vs. Time (Showing Active and	
9 x 7 mm Package	.10	Automatic Sleep Currents)	
		Figure 10. Typical I _{CC1} vs. Frequency	
S29AL0I6D		Figure 11. Test Setup	
Canaral Description 12		Table 11. Test Specifications	
General Description 12		Figure 12. Input Waveforms and Measurement Levels	
Block Diagram		Read Operations	
Table 1. S29AL016D Device Bus Operations		Figure 13. Read Operations Timings	
Word/Byte Configuration		Hardware Reset (RESET#)	
Requirements for Reading Array Data			
Writing Commands/Command Sequences	16	Word/Byte Configuration (BYTE#)	
Program and Erase Operation Status		Figure 16. BYTE# Timings for Write Operations	
Standby Mode	16	Erase/Program Operations	
Automatic Sleep Mode		Figure 17. Program Operation Timings	
RESET#: Hardware Reset Pin	.17	Figure 18. Chip/Sector Erase Operation Timings	
Output Disable Mode	.17	Figure 19. Data# Polling Timings (During Embedded Algorithms)	
Table 2. Sector Address Tables (Top Boot Device)	18	53	,
Table 3. Sector Address Tables (Bottom Boot Device)	19	Figure 20. Toggle Bit Timings (During Embedded Algorithms) !	53
Autoselect Mode		Figure 21. DQ2 vs. DQ6 for Erase and Erase Suspend Operations	
Table 4. S29AL016D Autoselect Codes (High Voltage Method) .		54	
Sector Protection/Unprotection	20	Figure 22. Temporary Sector Unprotect/Timing Diagram	
Temporary Sector Unprotect		Figure 23. Sector Protect/Unprotect Timing Diagram	
Figure 1. Temporary Sector Unprotect Operation		Figure 24. Alternate CE# Controlled Write Operation Timings !	
Figure 2. In-System Sector Protect/Unprotect Algorithms		TSOP and BGA Pin Capacitance 5	8
Common Flash Memory Interface (CFI)			
Table 5. CFI Query Identification String		2Mbit Type I SRAM	
Table 6. System Interface String		Common Features	-0
Table 7. Device Geometry Definition			
Table 8. Primary Vendor-Specific Extended Query		Functional Description	
Hardware Data Protection		Capacitance	0
Low V _{CC} Write Inhibit		These parameters are verified in device	
Write Pulse "Glitch" Protection		characterization and are not 100% tested 6	50
Logical Inhibit		Absolute Maximum Ratings	50
Power-Up Write Inhibit		Operating Characteristics (Over Specified	
Reading Array Data			4 I
Reset Command		Temperature Range) Figure 1. Power Savings with Page Mode (WE# = V _{IH})	63 63
Autoselect Command Sequence			
Word/Byte Program Command Sequence		Timing Test Conditions	
Unlock Bypass Command Sequence	28	Timing	
Figure 3. Program Operation		Timing Diagrams	
Chip Erase Command Sequence		Figure 2. Timing of Read Cycle (CE# = OE# = V_{IL} , WE# = CE2=	
Sector Erase Command Sequence		V _{IH})	
Erase Suspend/Erase Resume Commands	.3I	Figure 3. Timing Waveform of Read Cycle (WE# = V_{IH})	
Figure 4. Erase Operation	32	Figure 4. Timing Waveform of Write Cycle (WE# Control)	
Command Definitions	.33	Figure 5. Timing Waveform of Write Cycle (CE1# Control)	3 5




Common Features	66
Functional Description	
Maximum Ratings	
Operating Range	67
Product Portfolio	67
Electrical Characteristics	67
Capacitance	68
AC Test Loads and Waveforms	68
Figure 1. AC Test Loads and Waveforms	68
Data Retention Characteristics (Over the	
Operation Range)	68
Figure 2. Data Retention Waveform	
Switching Characteristics	

Switching Waveforms	. 7
Figure 3. Read Cycle 1 (Address Transition Controlled)	. 71
Figure 4. Read Cycle 2 (OE# Controlled)	. 71
Figure 5. Write Cycle 1 (WE# Controlled)	. 72
Figure 6. Write Cycle 2 (CE# Controlled)	. 73
Figure 7. Write Cycle 3 (WE# Controlled, OE# LOW)	. 73
Figure 8. Write Cycle 4 (BHE#/BLE# Controlled, OE# Low)	. 74
Typical DC and AC Parameters	
Typical DC and AC Parameters Figure 9. Operating Current vs. Supply Voltage	74
Typical DC and AC Parameters	74
Figure 9. Operating Current vs. Supply Voltage	74 . 74 . 74
Figure 9. Operating Current vs. Supply Voltage Figure 10. Standby Current vs. Supply Voltage	74 . 74 . 74 . 75
Figure 9. Operating Current vs. Supply Voltage Figure 10. Standby Current vs. Supply Voltage Figure 11. Access Time vs. Supply Voltage	74 . 74 . 74 . 75

Revision Summary



MCP Block Diagram







Connection Diagram

56-ball Fine-Pitch Ball Grid Array

(Top View, Balls Facing Down)






МСР	Flash Only Address	Shared Addresses		
S71AL016D02	A ₁₉ -A ₁₇	A ₁₆ -A ₀		



Pin Description

 $A_{16} - A_0$ 17 Address Inputs (Common) A₁₉-A₁₇ 3 Address Inputs (Flash) 16 Data Inputs/Outputs (Common) DQ₁₅-DQ₀ CE1#f Chip Enable 1 (Flash) CE1#s Chip Enable 1 (SRAM) CE2s Chip Enable 2 (SRAM) =OE# Output Enable (Common) WE# Write Enable (Common) RY/BY# Ready/Busy Output (Flash) UB# Upper Byte Control (SRAM) LB# = Lower Byte Control (SRAM) RST#f Hardware Reset Pin, Active Low (Flash) $V_{CC}f$ Flash 3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances) $V_{CC}s$ pSRAM Power Supply Device Ground (Common) V_{SS} Pin Not Connected Internally NC RFU Reserved for Future Use


Logic Symbol





Ordering Information

The order number is formed by a valid combinations of the following:





Valid Combinations

	S71AL016D		(p)SRAM			
Base Ordering Part Number	Package & Temperature	Package Modifier/ Model Number	Packing Type	Speed Options (ns)	Type/Access Time (ns)	Package Marking
S71AL016D02		TF			SRAM2/ 70	(Note 2)
S71AL016D02	BAW	BF	0 2 2 (Noto 1)	70	SRAM2 / 70	
S71AL016D02	BFW	T7	0, 2, 3 (Note 1)	70	SRAM1 / 70	
S71AL016D02		В7			SRAM1 / 70	

- Notes:
 Type 0 is standard. Specify other options as required.
 BGA package marking omits leading "S" and packing type designator from ordering part number.


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released



Physical Dimensions

TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7 mm Package



PACKAGE		TLC 056		
JEDEC		N/A		
DxE	9.0	0 mm x 7.00 PACKAGE	mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.20			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е		7.00 BSC.		BODY SIZE
D1		5.60 BSC.		MATRIX FOOTPRINT
E1		5.60 BSC.		MATRIX FOOTPRINT
MD		8		MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		56		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0.80 BSC.		BALL PITCH
eD		0.80 BSC		BALL PITCH
SD/SE		0.40 BSC.		SOLDER BALL PLACEMENT
	A1,A8,	D4,D5,E4,E5	5,H1,H8	DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3348 \ 16-038.22a

S29AL016D

l6 Megabit (2 M x 8-Bit/I M x I6-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory



Datasheet

ADVANCE INFORMATION

Distinctive Characteristics

Architectural Advantages

■ Single power supply operation

Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications

■ Manufactured on 200nm process technology

 Fully compatible with 0.23 μm Am29LV160D and MBM29LV160E devices

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and thirtyone 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and thirtyone 32 Kword sectors (word mode)

■ Sector Protection features

- A hardware method of locking a sector to prevent any program or erase operations within that sector
- Sectors can be locked in-system or via programming equipment
- Temporary Sector Unprotect feature allows code changes in previously locked sectors

■ Unlock Bypass Program Command

 Reduces overall programming time when issuing multiple program command sequences

Top or bottom boot block configurations available

■ Compatibility with JEDEC standards

- Pinout and software compatible with single-power supply Flash
- Superior inadvertent write protection

Performance Characteristics

■ High performance

Access times as fast as 70 ns

Ultra low power consumption (typical values at 5 MHz)

- 200 nA Automatic Sleep mode current
- 200 nA standby mode current
- 9 mA read current
- 20 mA program/erase current

Cycling endurance: 1,000,000 cycles per sector typical

■ Data retention: 20 years typical

Software Features

■ CFI (Common Flash Interface) compliant

 Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices

■ Erase Suspend/Erase Resume

 Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation

■ Data# Polling and toggle bits

Provides a software method of detecting program or erase operation completion

Hardware Features

■ Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

■ Hardware reset pin (RESET#)

Hardware method to reset the device to reading array data



General Description

The S29AL016D is a 16 Mbit, 3.0 Volt-only Flash memory organized as 2,097,152 bytes or 1,048,576 words. The device is offered in 48-ball FBGA, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed in-system with the standard system 3.0 volt V_{CC} supply. A 12.0 V V_{PP} or 5.0 V_{CC} are not required for write or erase operations. The device can also be programmed in standard EPROM programmers.

The device offers access times of 70 ns and 90 ns allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power supply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The S29AL016D is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

S29AL016D S29AL016D_00_AI_E August 4, 2004



The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.

Spansion's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.




Product Selector Guide

Family Part Number	r	S29AI	L016D
Speed Option	Voltage Range: V _{CC} = 2.7–3.6 V	70	90
Max access time, ns (t _A	cc)	70	90
Max CE# access time, r	ns (t _{CE})	70	90
Max OE# access time,	ns (t _{OE})	30	35

Note: See "AC Characteristics" for full specifications.

Block Diagram



S29AL016D S29AL016D_00_AI_E August 4, 2004



Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

								DQ8-DQ15
Operation	CE#	OE#	WE#	RESET#	Addresses (Note 1)	DQ0- DQ7	BYTE# = V _{IH}	BYTE# = V _{IL}
Read	L	L	Н	Н	A_{IN}	D _{OUT}	D _{OUT}	DQ8-DQ14 = High-Z,
Write	L	Н	L	Н	A_{IN}	D_{IN}	D_{IN}	DQ15 = A-1
Standby	V _{CC} ± 0.3 V	Х	Х	$V_{CC} \pm 0.3 V$	X	High-Z	High-Z	High-Z
Output Disable	L	Н	Н	Н	Х	High-Z	High-Z	High-Z
Reset	Χ	Χ	Χ	L	Χ	High-Z	High-Z	High-Z
Sector Protect (Note 2)	L	Н	L	V_{ID}	Sector Address, A6 = L, A1 = H, A0 = L	D _{IN}	x	Х
Sector Unprotect (Note 2)	L	Н	L	V _{ID}	Sector Address, A6 = H, A1 = H, A0 = L	D _{IN}	х	Х
Temporary Sector Unprotect	Х	Х	Х	V _{ID}	A _{IN}	D _{IN}	D _{IN}	High-Z

Table I. S29AL0I6D Device Bus Operations

Legend:

 $L = Logic\ Low = V_{IL},\ H = Logic\ High = V_{IH},\ V_{ID} = 12.0 \pm 0.5\ V,\ X = Don't\ Care,\ A_{IN} = Address\ In,\ D_{IN} = Data\ In,\ D_{OUT} = Data\ Out$

Notes:

- 1. Addresses are A19:A0 in word mode (BYTE# = V_{IH}), A19:A-1 in byte mode (BYTE# = V_{IL}).
- 2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector Protection/Unprotection" section.

Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins DQ15–DQ0 operate in the byte or word configuration. If the BYTE# pin is set at logic 1 , the device is in word configuration, DQ15–DQ0 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0-DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8-DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to $V_{\rm IL}$. CE# is the power control and selects the device. OE# is the output control



and gates array data to the output pins. WE# should remain at V_{IH} . The BYTE# pin determines whether the device outputs array data in words or bytes.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read Operations table for timing specifications and to Figure 13 for the timing diagram. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to $V_{\rm IL}$, and OE# to $V_{\rm IH}$.

For program operations, the BYTE# pin determines whether the device accepts program data in bytes or words. Refer to "Word/Byte Configuration" for more information.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word or byte, instead of four. The "Word/Byte Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Tables 2 and 3 indicate the address space that each sector occupies. A "sector address" consists of the address bits required to uniquely select a sector. The "Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

After the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" and "Autoselect Command Sequence" sections for more information.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. The "AC Characteristics" section contains timing specification tables and timing diagrams for write operations.

Program and Erase Operation Status

During an erase or program operation, the system may check the status of the operation by reading the status bits on DQ7–DQ0. Standard read cycle timings and I_{CC} read specifications apply. Refer to "Write Operation Status" for more information, and to "AC Characteristics" for timing diagrams.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and

S29AL016D S29AL016D_00_Al_E August 4, 2004



the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at $V_{CC}\pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE# and RESET# are held at V_{IH} , but not within $V_{CC}\pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

In the DC Characteristics table, I_{CC3} and I_{CC4} represents the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for $t_{ACC}+30$ ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. I_{CC4} in the DC Characteristics table represents the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the system drives the RESET# pin to V_{IL} for at least a period of t_{RP} , the device **immediately terminates** any operation in progress, tristates all data output pins, and ignores all read/write attempts for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS}\pm0.3$ V, the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{TI} but not within $V_{SS}\pm0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the AC Characteristics tables for RESET# parameters and to Figure 14 for the timing diagram.

Output Disable Mode

When the OE# input is at $V_{\rm IH}$, output from the device is disabled. The output pins are placed in the high impedance state.



Table 2. Sector Address Tables (Top Boot Device)

									Sector Size	Address Range (in hexadecimal)	
Sector	A19	A18	A17	A16	A15	A14	A13	A12	(Kbytes/ Kwords)	Byte Mode (x8)	Word Mode (x16)
SA0	0	0	0	0	0	Χ	Χ	Χ	64/32	000000-00FFFF	00000-07FFF
SA1	0	0	0	0	1	Х	Χ	Χ	64/32	010000-01FFFF	08000-0FFFF
SA2	0	0	0	1	0	Х	Х	Х	64/32	020000-02FFFF	10000-17FFF
SA3	0	0	0	1	1	Х	Х	Х	64/32	030000-03FFFF	18000-1FFFF
SA4	0	0	1	0	0	Х	Х	Х	64/32	040000-04FFFF	20000-27FFF
SA5	0	0	1	0	1	Χ	Χ	Χ	64/32	050000-05FFFF	28000-2FFFF
SA6	0	0	1	1	0	Х	Х	Х	64/32	060000-06FFFF	30000-37FFF
SA7	0	0	1	1	1	Х	Χ	Χ	64/32	070000-07FFFF	38000-3FFFF
SA8	0	1	0	0	0	Х	Χ	Χ	64/32	080000-08FFFF	40000-47FFF
SA9	0	1	0	0	1	Х	Х	Х	64/32	090000-09FFFF	48000-4FFFF
SA10	0	1	0	1	0	Х	Χ	Χ	64/32	0A0000-0AFFFF	50000-57FFF
SA11	0	1	0	1	1	Χ	Χ	Χ	64/32	0B0000-0BFFFF	58000-5FFFF
SA12	0	1	1	0	0	Х	Χ	Χ	64/32	0C0000-0CFFFF	60000-67FFF
SA13	0	1	1	0	1	Х	Χ	Χ	64/32	0D0000-0DFFFF	68000-6FFFF
SA14	0	1	1	1	0	Х	Х	Х	64/32	0E0000-0EFFFF	70000-77FFF
SA15	0	1	1	1	1	Х	Χ	Χ	64/32	0F0000-0FFFFF	78000-7FFFF
SA16	1	0	0	0	0	Х	Χ	Χ	64/32	100000-10FFFF	80000-87FFF
SA17	1	0	0	0	1	Х	Х	Х	64/32	110000-11FFFF	88000-8FFFF
SA18	1	0	0	1	0	Х	Х	Х	64/32	120000-12FFFF	90000-97FFF
SA19	1	0	0	1	1	Χ	Χ	Χ	64/32	130000-13FFFF	98000-9FFFF
SA20	1	0	1	0	0	Х	Х	Х	64/32	140000-14FFFF	A0000-A7FFF
SA21	1	0	1	0	1	Χ	Χ	Χ	64/32	150000-15FFFF	A8000-AFFFF
SA22	1	0	1	1	0	Х	Х	Х	64/32	160000-16FFFF	B0000-B7FFF
SA23	1	0	1	1	1	Χ	Χ	Χ	64/32	170000-17FFFF	B8000-BFFFF
SA24	1	1	0	0	0	Х	Х	Х	64/32	180000-18FFFF	C0000-C7FFF
SA25	1	1	0	0	1	Х	Χ	Χ	64/32	190000-19FFFF	C8000-CFFFF
SA26	1	1	0	1	0	Х	Χ	Χ	64/32	1A0000-1AFFFF	D0000-D7FFF
SA27	1	1	0	1	1	Х	Χ	Χ	64/32	1B0000-1BFFFF	D8000-DFFFF
SA28	1	1	1	0	0	Х	Х	Х	64/32	1C0000-1CFFFF	E0000-E7FFF
SA29	1	1	1	0	1	Χ	Х	Х	64/32	1D0000-1DFFFF	E8000-EFFFF
SA30	1	1	1	1	0	Χ	Х	Х	64/32	1E0000-1EFFFF	F0000-F7FFF
SA31	1	1	1	1	1	0	Х	Х	32/16	1F0000-1F7FFF	F8000-FBFFF
SA32	1	1	1	1	1	1	0	0	8/4	1F8000-1F9FFF	FC000-FCFFF
SA33	1	1	1	1	1	1	0	1	8/4	1FA000-1FBFFF	FD000-FDFFF
SA34	1	1	1	1	1	1	1	Х	16/8	1FC000-1FFFFF	FE000-FFFFF

Note: Address range is A19:A-1 in byte mode and A19:A0 in word mode. See "Word/Byte Configuration" section.



Table 3. Sector Address Tables (Bottom Boot Device)

									Sector Size	Address Range	(in hexadecimal)		
Sector	A19	A18	A17	A16	A15	A14	A13	A12	(Kbytes/ Kwords)	Byte Mode (x8)	Word Mode (x16)		
SA0	0	0	0	0	0	0	0	Х	16/8	000000-003FFF	00000-01FFF		
SA1	0	0	0	0	0	0	1	0	8/4	004000-005FFF	02000-02FFF		
SA2	0	0	0	0	0	0	1	1	8/4	006000-007FFF	03000-03FFF		
SA3	0	0	0	0	0	1	Х	Х	32/16	008000-00FFFF	04000-07FFF		
SA4	0	0	0	0	1	Х	Х	Х	64/32	010000-01FFFF	08000-0FFFF		
SA5	0	0	0	1	0	Х	Х	Х	64/32	020000-02FFFF	10000-17FFF		
SA6	0	0	0	1	1	Х	Х	Х	64/32	030000-03FFFF	18000-1FFFF		
SA7	0	0	1	0	0	Х	Х	Х	64/32	040000-04FFFF	20000-27FFF		
SA8	0	0	1	0	1	Х	Х	Х	64/32	050000-05FFFF	28000-2FFFF		
SA9	0	0	1	1	0	Х	Х	Х	64/32	060000-06FFFF	30000-37FFF		
SA10	0	0	1	1	1	Х	Х	Х	64/32	070000-07FFFF	38000-3FFFF		
SA11	0	1	0	0	0	Х	Х	Х	64/32	080000-08FFFF	40000-47FFF		
SA12	0	1	0	0	1	Х	Х	Х	64/32	090000-09FFFF	48000-4FFFF		
SA13	0	1	0	1	0	Х	Х	Х	64/32	0A0000-0AFFFF	50000-57FFF		
SA14	0	1	0	1	1	Х	Х	Х	64/32	0B0000-0BFFFF	58000-5FFFF		
SA15	0	1	1	0	0	Х	Х	Х	64/32	0C0000-0CFFFF	60000-67FFF		
SA16	0	1	1	0	1	Х	Х	Х	64/32	0D0000-0DFFFF	68000-6FFFF		
SA17	0	1	1	1	0	Х	Х	Х	64/32	0E0000-0EFFFF	70000-77FFF		
SA18	0	1	1	1	1	Х	Х	Х	64/32	0F0000-0FFFFF	78000-7FFFF		
SA19	1	0	0	0	0	Х	Х	Х	64/32	100000-10FFFF	80000-87FFF		
SA20	1	0	0	0	1	Х	Х	Х	64/32	110000-11FFFF	88000-8FFFF		
SA21	1	0	0	1	0	Х	Х	Х	64/32	120000-12FFFF	90000-97FFF		
SA22	1	0	0	1	1	Х	Х	Х	64/32	130000-13FFFF	98000-9FFFF		
SA23	1	0	1	0	0	Х	Х	Х	64/32	140000-14FFFF	A0000-A7FFF		
SA24	1	0	1	0	1	Х	Х	Х	64/32	150000-15FFFF	A8000-AFFFF		
SA25	1	0	1	1	0	Х	Х	Х	64/32	160000-16FFFF	B0000-B7FFF		
SA26	1	0	1	1	1	Х	Х	Х	64/32	170000-17FFFF	B8000-BFFFF		
SA27	1	1	0	0	0	Х	Х	Х	64/32	180000-18FFFF	C0000-C7FFF		
SA28	1	1	0	0	1	Х	Х	Х	64/32	190000-19FFFF	C8000-CFFFF		
SA29	1	1	0	1	0	Х	Χ	Х	64/32	1A0000-1AFFFF	D0000-D7FFF		
SA30	1	1	0	1	1	Χ	Χ	Х	64/32	1B0000-1BFFFF	D8000-DFFFF		
SA31	1	1	1	0	0	Х	Х	Х	64/32	1C0000-1CFFFF	E0000-E7FFF		
SA32	1	1	1	0	1	Х	Х	Х	64/32	1D0000-1DFFFF	E8000-EFFFF		
SA33	1	1	1	1	0	Х	Х	Х	64/32	1E0000-1EFFFF	F0000-F7FFF		
SA34	1	1	1	1	1	Х	Х	Х	64/32	1F0000-1FFFFF	F8000-FFFFF		



Note: Address range is A19:A-1 in byte mode and A19:A0 in word mode. See the "Word/Byte Configuration" section.

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (11.5 V to 12.5 V) on address pin A9. Address pins A6, A1, and A0 must be as shown in Table 4. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Tables 2 and 3). Table 4 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7-DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 9. This method does not require $V_{\rm ID}$. See "Command Definitions" for details on using the autoselect mode.

A19 A11 **8**A А3 DQ8 DQ7 to to to to to to Description Mode CE# OE# WE# A12 A10 Α9 **A7 A6 A2** A1 Α0 **DQ15** DQ0 Manufacturer ID: Spansion L L Η Χ Χ V_{ID} Χ L L L L Χ 01h Device ID: Word 22h C4h Т L Н Χ Χ L Н S29AL016D Χ L L V_{ID} Χ Byte L L Н C4h (Top Boot Block) Device ID: Word L L Η 22h 49h S29AL016D Χ L Χ Χ L L Н V_{ID} (Bottom Boot L Н Χ 49h Byte L Block) 01h Χ (protected) Sector Protection Verification Χ L L Η SA Χ L L Н L V_{ID} 00h Χ (unprotected)

Table 4. S29AL016D Autoselect Codes (High Voltage Method)

 $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

Note: The autoselect codes may also be accessed in-system via command sequences. See Table 9.

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

The device is shipped with all sectors unprotected. Spansion offers the option of programming and protecting sectors at its factory prior to shipping the device through Spansion's ExpressFlash $^{\text{TM}}$ Service. Contact a Spansion representative for details.

20 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



It is possible to determine whether a sector is protected or unprotected. See "Autoselect Mode" for details.


Sector protection/unprotection can be implemented via two methods.

The primary method requires $V_{\rm ID}$ on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 23 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector unprotect, all unprotected sectors must first be protected prior to the first sector unprotect write cycle.

The alternate method intended only for programming equipment requires V_{ID} on address pin A9 and OE#. This method is compatible with programmer routines written for earlier 3.0 volt-only Spansion flash devices. Details on this method are provided in a supplement, publication number 21468. Contact a Spansion representative to request a copy.

Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to $V_{\rm ID}$. During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once $V_{\rm ID}$ is removed from the RESET# pin, all the previously protected sectors are protected again. shows the algorithm, and Figure 22 shows the timing diagrams, for this feature.



Notes:

- 1. All protected sectors unprotected.
- 2. All previously protected sectors are protected once again.

Figure I. Temporary Sector Unprotect Operation






Figure 2. In-System Sector Protect/Unprotect Algorithms

22 S29AL016D S29AL016D_00_Al_E August 4, 2004



Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 5–8. In word mode, the upper address bits (A7–MSB) must be all zeros. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 5–8. The system must write the reset command to return the device to the autoselect mode.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/products/nvd/overview/cfi.html. Alternatively, contact a Spansion representative for copies of these documents.

Table 5. CFI Query Identification String

Addresses (Word Mode)	Addresses (Byte Mode) Data		Description
10h	20h	0051h	Query Unique ASCII string "QRY"
11h	22h	0052h	
12h	24h	0059h	
13h	26h	0002h	Primary OEM Command Set
14h	28h	0000h	
15h	2Ah	0040h	Address for Primary Extended Table
16h	2Ch	0000h	
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)
18h	30h	0000h	
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)
1Ah	34h	0000h	



Table 6. System Interface String

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description							
1Bh	36h 0027h		V _{CC} Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt							
1Ch	38h 0036h		V _{CC} Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt							
1Dh	3Ah	0000h	V_{pp} Min. voltage (00h = no V_{pp} pin present)							
1Eh	3Ch 0000h		V_{PP} Max. voltage (00h = no V_{PP} pin present)							
1Fh	3Eh 0004h		Typical timeout per single byte/word write 2 ^N µs							
20h	40h	0000h	Typical timeout for Min. size buffer write 2^{N} µs (00h = not supported)							
21h	42h	000Ah	Typical timeout per individual block erase 2 ^N ms							
22h	44h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)							
23h	46h	0005h	Max. timeout for byte/word write 2 ^N times typical							
24h	48h	0000h	Max. timeout for buffer write 2 ^N times typical							
25h	4Ah	0004h	Max. timeout per individual block erase 2 ^N times typical							
26h	4Ch 0000h		Max. timeout for full chip erase $2^{\mathbb{N}}$ times typical (00h = not supported							

Table 7. Device Geometry Definition

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description				
27h	4Eh 0015h		Device Size = 2 ^N byte				
28h 29h	50h 52h	0002h 0000h	Flash Device Interface description (refer to CFI publication 100)				
2Ah 2Bh	54h 0000h 56h 0000h		Max. number of byte in multi-byte write = 2^N (00h = not supported)				
2Ch	58h	0004h	Number of Erase Block Regions within device				
2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	0000h 0000h 0040h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)				
31h 32h 33h 34h	62h 0001h 64h 0000h 66h 0020h 68h 0000h		Erase Block Region 2 Information				
35h 36h 37h 38h	6Ah 6Ch 6Eh 70h	0000h 0000h 0080h 0000h	Erase Block Region 3 Information				
39h 3Ah 3Bh 3Ch	72h 001Eh 74h 0000h 76h 0000h 78h 0001h		Erase Block Region 4 Information				

24 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



Table 8. Primary Vendor-Specific Extended Query

Addresses (Word Mode)	Addresses (Byte Mode)	Data	Description						
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"						
43h	86h	0031h	Major version number, ASCII						
44h	88h	0030h	Minor version number, ASCII						
45h	8Ah	0000h	Address Sensitive Unlock 0 = Required, 1 = Not Required						
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write						
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group						
48h	90h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported						
49h	92h	0004h	Sector Protect/Unprotect scheme 01 = 29F040 mode, 02 = 29F016 mode, 03 = 29F400 mode, 04 = 29LV800A mode						
4Ah	94h 0000h		Simultaneous Operation 00 = Not Supported, 01 = Supported						
4Bh	96h 0000h		Burst Mode Type 00 = Not Supported, 01 = Supported						
4Ch	98h 0000h		Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page						

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Table 9 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.



Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to reading array data on power-up.

26 S29AL016D S29AL016D_00_AI_E August 4, 2004



Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 9 defines the valid register command sequences. Writing **incorrect address and data values** or writing them in the **improper sequence** resets the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the appropriate timing diagrams in the "AC Characteristics" section.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more information on this mode.

The system *must* issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the "Device Bus Operations" section for more information. The Read Operations table provides the read parameters, and Figure 13 shows the timing diagram.

Reset Command

Writing the reset command to the device resets the device to reading array data. Address bits are don't care for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to reading array data. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to reading array data (also applies to programming in Erase Suspend mode). Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command *must* be written to return to reading array data (also applies to autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to reading array data (also applies during Erase Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected.



Table 9 shows the address and data requirements. This method is an alternative to that shown in Table 4, which is intended for PROM programmers and requires $V_{\rm ID}$ on address bit A9.

The autoselect command sequence is initiated by writing two unlock cycles, followed by the autoselect command. The device then enters the autoselect mode, and the system may read at any address any number of times, without initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer code. A read cycle at address XX01h returns the device code. A read cycle containing a sector address (SA) and the address 02h in word mode (or 04h in byte mode) returns 01h if that sector is protected, or 00h if it is unprotected. Refer to Tables 2 and 3 for valid sector addresses.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Word/Byte Program Command Sequence

The system may program the device by word or byte, depending on the state of the BYTE# pin. Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically generates the program pulses and verifies the programmed cell margin. Table 9 shows the address and data requirements for the byte program command sequence.

When the Embedded Program algorithm is complete, the device then returns to reading array data and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. See "Write Operation Status" for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the programming operation. The Byte Program command sequence should be reinitiated once the device has reset to reading array data, to ensure data integrity.

Programming is allowed in any sequence and across sector boundaries. **A bit cannot be programmed from a "0" back to a "1".** Attempting to do so may halt the operation and set DQ5 to "1," or cause the Data# Polling algorithm to indicate the operation was successful. However, a succeeding read will show that the data is still "0". Only erase operations can convert a "0" to a "1".

Unlock Bypass Command Sequence


The unlock bypass feature allows the system to program bytes or words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 9 shows the requirements for the command sequence.

28 S29AL016D S29AL016D_00_AI_E August 4, 2004



During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h; the second cycle the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.

Figure 3 illustrates the algorithm for the program operation. See the Erase/Program Operations table in "AC Characteristics" for parameters, and to Figure 17 for timing diagrams.



NOTE: See Table 9 for program command sequence.

Figure 3. Program Operation

Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 9 shows the address and data requirements for the chip erase command sequence.



Any commands written to the chip during the Embedded Erase algorithm are ignored. Note that a **hardware reset** during the chip erase operation immediately terminates the operation. The Chip Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Figure 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to Figure 18 for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. Table 9 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram the memory prior to erase. The Embedded Erase algorithm automatically programs and verifies the sector for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 μ s begins. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 μ s, otherwise the last address and command might not be accepted, and erasure may begin. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 μ s, the system need not monitor DQ3. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to reading array data.** The system must rewrite the command sequence and any additional sector addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out. (See the "DQ3: Sector Erase Timer" section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. Note that a **hardware reset** during the sector erase operation immediately terminates the operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. (Refer to "Write Operation Status" for information on these status bits.)

Figure 4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to Figure 18 for timing diagrams.

30 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



Erase Suspend/Erase Resume Commands

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Writing the Erase Suspend command during the Sector Erase time-out immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.


After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erase-suspended sectors produces status data on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.





Notes:

- 1. See Table 9 for erase command sequence.
- 2. See "DQ3: Sector Erase Timer" for more information.

Figure 4. Erase Operation

32 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



Command Definitions

Table 9. S29AL016D Command Definitions

Command			Cycles	Bus Cycles (Notes 2–5)											
Sequence (Note 1)				First		Second		Third		Fourth		Fifth		Sixth	
				Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 6)				RA	RD										
Res	et (Note 7)		1	XXX	F0										
	Manufacturer ID	Word	4	555	AA	2AA	55	555	90	X00	01				
8	Manufacturer 1D	Byte	4	AAA	AA	555	55	AAA	90	700	01				
	Device ID,	Word	4	555	AA	2AA	55	555	90	X01	22C4				
(Note	Top Boot Block	Byte	4	AAA	AA	555	55	AAA	90	X02	C4				
	Device ID,	Word	4	555	AA	2AA	- 55	555	90	X01	2249				
Autoselect	Bottom Boot Block	Byte	4	AAA	AA	555	55	AAA	90	X02	49				
se		Word		FFF	AA	244		FFF	90	(SA)	XX00				
ğ	Sector Protect Verify (Note 9)		١,	555		2AA		555		X02	XX01				
Æ		Byte	4				55	AAA		(SA) 00	00				
				AAA		555				X04	01				
CET	O (Nata 10)	Word	1	55	55 AA 98										
CFI	Query (Note 10)	Byte	1	AA											
D		Word	4	555 AA	2AA	- 55	555	A0	PA	PD					
Prog	gram	Byte	4	AAA	AAA AA	555	55	AAA	AU	I PA PI	PD				
I I a I	al. D	Word	3	555 AAA AA	2AA		555	- 20							
Unio	ock Bypass	Byte	3		555	55	AAA	20							
Unlo	ock Bypass Program (Note	11)	2	XXX	A0	PA	PD								
Unlock Bypass Reset (Note 12)		2	XXX	90	XXX	F0									
Chip Erase Word Byte		6	555		2AA	55	555	80	555	AA 2AA 555	2AA	55	555	10	
		0	AAA	AA	555	55	AAA		AAA		555	55	AAA		
Sector Erase Word Byte		6	555	555 AAA AA	2AA		555	00	555	AA	2AA		SA	30	
		ь	AAA		555	55	AAA	80	AAA		555	55			
Erase Suspend (Note 13)			1	XXX	В0										
Erase Resume (Note 14)			1	XXX	30										

Legend:

X = Don't care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A19-A12 uniquely select any sector.

Note:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Except for the read cycle and the fourth cycle of the autoselect command sequence, all bus cycles are write cycles.
- 4. Data bits DQ15-DQ8 are don't cares for unlock and command cycles.
- 5. Address bits A19–A11 are don't cares for unlock and command cycles, unless SA or PA required.
- 6. No unlock or command cycles required when reading array data.
- 7. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).
- 8. The fourth cycle of the autoselect command sequence is a read cycle.
- 9. The data is 00h for an unprotected sector and 01h for a protected sector. See "Autoselect Command Sequence" for more information.
- $10. \ \ Command \ is \ valid \ when \ device \ is \ ready \ to \ read \ array \ data \ or \ when \ device \ is \ in \ autoselect \ mode.$
- 11. The Unlock Bypass command is required prior to the Unlock Bypass Program command.
- 12. The Unlock Bypass Reset command is required to return to reading array data when the device is in the unlock bypass mode. F0 is also acceptable.
- 13. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
- 14. The Erase Resume command is valid only during the Erase Suspend mode.



Write Operation Status

The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 10 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. These three bits are discussed first.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the program or erase command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 μ s, then the device returns to reading array data.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. This is analogous to the complement/true datum output described for the Embedded Program algorithm: the erase function changes all the bits in a sector to "1"; prior to this, the device outputs the "complement," or "0." The system must provide an address within any of the sectors selected for erasure to read valid status information on DO7.


After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ7–DQ0 on the *following* read cycles. This is because DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. Figure 19, Data# Polling Timings (During Embedded Algorithms), in the "AC Characteristics" section illustrates this.

Table 10 shows the outputs for Data# Polling on DQ7. Figure 6 shows the Data# Polling algorithm.

S29AL016D S29AL016D_00_Al_E August 4, 2004





Notes:

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because

Figure 5. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC} .



If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is ready to read array data (including during the Erase Suspend mode), or is in the standby mode.

Table 10 shows the outputs for RY/BY#. Figures 13, 14, 17 and 18 shows RY/BY# for read, reset, program, and erase operations, respectively.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. (The system may use either OE# or CE# to control the read cycles.) When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on "DQ7: Data# Polling").

If a program address falls within a protected sector, DQ6 toggles for approximately 1 μ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 10 shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit algorithm in flowchart form, and the section "Reading Toggle Bits DQ6/DQ2" explains the algorithm. Figure 20 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 21 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on "DQ2: Toggle Bit II".

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 10 to compare outputs for DQ2 and DQ6.

36 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



Figure 6 shows the toggle bit algorithm in flowchart form, and the section "Reading Toggle Bits DQ6/DQ2" explains the algorithm. See also the DQ6: Toggle Bit I subsection. Figure 20 shows the toggle bit timing diagram. Figure 21 shows the differences between DQ2 and DQ6 in graphical form.


Reading Toggle Bits DQ6/DQ2

Refer to Figure 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).





- 1. Read toggle bit twice to determine whether or not it is toggling. See text.
- 2. Recheck toggle bit because it may stop toggling as DQ5 changes to "1". See text.

Figure 6. Toggle Bit Algorithm

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed.



The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1."

Under both these conditions, the system must issue the reset command to return the device to reading array data.

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out is complete, DQ3 switches from "0" to "1." The system may ignore DQ3 if the system can guarantee that the time between additional sector erase commands will always be less than 50 μs . See also the "Sector Erase Command Sequence" section.

After the sector erase command sequence is written, the system should read the status on DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure the device has accepted the command sequence, and then read DQ3. If DQ3 is "1", the internally controlled erase cycle has begun; all further commands (other than Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0", the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 10 shows the outputs for DQ3.

	Operation	DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	0
Erase	Reading within Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend-Program	DQ7#	Toggle	0	N/A	N/A	0

Table 10. Write Operation Status

Notes:

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See "DQ5: Exceeded Timing Limits" for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.




Absolute Maximum Ratings

Storage Temperature Plastic Packages
Ambient Temperature with Power Applied65°C to +125°C
Voltage with Respect to Ground
V _{CC} (Note 1)
A9, OE#, and RESET# (Note 2)0.5 V to +12.5 V
All other pins (Note 1)0.5 V to V_{CC} +0.5 V
Output Short Circuit Current (Note 3) 200 mA

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 8.
- 2. Minimum DC input voltage on pins A9, OE#, and RESET# is -0.5 V. During voltage transitions, A9, OE#, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 7. Maximum DC input voltage on pin A9 is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.






Figure 7. Maximum Negative Overshoot Waveform

Figure 8. Maximum Positive Overshoot Waveform

20 ns

Operating Ranges

40 S29AL016D S29AL016D_00_Al_E August 4, 2004



CMOS Compatible

Parameter	Description	Test Condition	ns	Min	Тур	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CC \text{ max}}$; A9 = 1	12.5 V			35	μΑ
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
			10 MHz		15	30	
		$CE\# = V_{IL}$, $OE\# = V_{IH}$, Byte Mode	5 MHz		9	16	
I _{CC1}	V _{CC} Active Read Current		1 MHz		2	4	mA
•CC1	(Notes 1, 2)	05" \ 05" \	10 MHz		18	35	ША
		$CE\# = V_{IL}, OE\# = V_{IH},$ Word Mode	5 MHz		9	16	
		1 MHz			2	4	
I _{CC2}	V _{CC} Active Write Current (Notes 2, 3, 5)	CE# = V _{IL} , OE# = V _{IH}			20	35	mA
I _{CC3}	V _{CC} Standby Current (Notes 2, 4)	CE#, RESET# = $V_{CC}\pm 0$).3 V		0.2	5	μΑ
I _{CC4}	V _{CC} Standby Current During Reset (Notes 2, 4)	RESET# = $V_{SS} \pm 0.3 \text{ V}$,		0.2	5	μΑ
I _{CC5}	Automatic Sleep Mode (Notes 2, 4, 6)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
V _{IL}	Input Low Voltage			-0.5		0.8	V
V _{IH}	Input High Voltage			0.7 x V _{CC}		V _{CC} + 0.3	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 3.3 V		11.5		12.5	V
V _{OL}	Output Low Voltage	I_{OL} = 4.0 mA, V_{CC} = $V_{CC min}$				0.45	V
V _{OH1}	Output High Voltage	I_{OH} = -2.0 mA, V_{CC} = $V_{CC min}$ I_{OH} = -100 μ A, V_{CC} = $V_{CC min}$		2.4			V
V _{OH2}	Output High Voltage			V _{CC} -0.4			V
V _{LKO}	Low V _{CC} Lock-Out Voltage (Note 4)			2.3		2.5	V


Notes:

- 1. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} . Typical V_{CC} is 3.0 V.
- 2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC}$ max.
- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. At extended temperature range (>+85°C), typical current is 5 μ A and maximum current is 10 μ A.
- 5. Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns. Typical sleep mode current is 200 nA.
- 6. Not 100% tested.



DC Characteristics (continued)


Zero Power Flash



Note: Addresses are switching at 1 MHz

Figure 9. I_{CCI} Current vs. Time (Showing Active and Automatic Sleep Currents)






Note: $T = 25 \, {}^{\circ}C$

Figure 10. Typical I_{CCI} vs. Frequency



Test Conditions



Note: Diodes are IN3064 or equivalent

Figure II. Test Setup

Table II. Test Specifications

Test Condition	70	90	Unit
Output Load	1	TTL gate	
Output Load Capacitance, C _L (including jig capacitance)	30	100	pF
Input Rise and Fall Times	Ę	ns	
Input Pulse Levels	0.0 o	V	
Input timing measurement reference levels	0.5 V _{CC}		٧
Output timing measurement reference levels	0.5	V _{CC}	V

S29AL016D S29AL016D_00_AI_E August 4, 2004



Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS				
	Steady					
	Cha	anging from H to L				
	Cha	inging from L to H				
	Don't Care, Any Change Permitted	Changing, State Unknown				
\longrightarrow	Does Not Apply	Center Line is High Impedance State (High Z)				



Figure 12. Input Waveforms and Measurement Levels



Read Operations

Parameter						Speed (Options	
JEDEC	Std	Description	Description		ир	70	90	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (No	ote 1)		Min	70	90	ns
t _{AVQV}	t _{ACC}	Address to Output D	elay	$CE\# = V_{IL}$ $OE\# = V_{IL}$	Max	70	90	ns
t _{ELQV}	t _{CE}	Chip Enable to Outp	Chip Enable to Output Delay			70	90	ns
t _{GLQV}	t _{OE}	Output Enable to Ou	Output Enable to Output Delay			30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Outp	ut High Z (Note 1)		Max	25	30	ns
t _{GHQZ}	t _{DF}	Output Enable to Ou	tput High Z (Note 1)		Max	25	30	ns
		Outout Fachla	Read		Min	()	ns
	t _{OEH}	Hold Time (Note 1)	Output Enable Hold Time (Note 1) Toggle and Data# Polling		Min	1	0	ns
t _{AXQX}	t _{OH}	Output Hold Time From OE#, Whichever Occ	om Addresses, CE# or curs First (Note 1)		Min	()	ns

Notes:

- 1. Not 100% tested.
- 2. See Figure 11 and Table 11 for test specifications.




Figure I3. Read Operations Timings


46 \$29AL016D \$29AL016D_00_AI_E August 4, 2004



Hardware Reset (RESET#)

Parameter								
JEDEC	Std	Description	Test Setup		Test Setup		All Speed Options	Unit
	t _{READY}	RESET# Pin Low (During Embedded Algorithms) to Read or Write (See Note)		Max	20	μs		
	t _{READY}	RESET# Pin Low (NOT During Embedded Algorithms) to Read or Write (See Note)		Max	500	ns		
	t _{RP}	RESET# Pulse Width		Min	500	ns		
	t _{RH}	RESET# High Time Before Read (See Note)		Min	50	ns		
	t _{RPD}	RESET# Low to Standby Mode		Min	20	μs		
	t _{RB}	RY/BY# Recovery Time		Min	0	ns		

Note: Not 100% tested.






Figure 14. RESET# Timings



Word/Byte Configuration (BYTE#)

Parameter				Speed (Options	
JEDEC	Std	Description		70 90		Unit
	t _{ELFL/} t _{ELFH}	CE# to BYTE# Switching Low or High	Max	5		ns
	t _{FLQZ}	BYTE# Switching Low to Output HIGH Z	Max	25 30		ns
	t _{FHQV}	BYTE# Switching High to Output Active	Min	70 90		ns





Figure I5. BYTE# Timings for Read Operations





Note: Refer to the Erase/Program Operations table for t_{AS} and t_{AH} specifications.

Figure I6. BYTE# Timings for Write Operations



Erase/Program Operations


Parameter					Speed	Options	
JEDEC	Std	Description	Description				Unit
t _{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	70	90	ns	
t _{AVWL}	t _{AS}	Address Setup Time		Min	()	ns
t _{WLAX}	t _{AH}	Address Hold Time		Min	45	45	ns
t _{DVWH}	t _{DS}	Data Setup Time		Min	35	45	ns
t _{WHDX}	t _{DH}	Data Hold Time		Min	()	ns
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)				0	
t _{ELWL}	t _{CS}	CE# Setup Time	Min	0		ns	
t _{WHEH}	t _{CH}	CE# Hold Time		Min	()	ns
t _{WLWH}	t _{WP}	Write Pulse Width		Min	35	35	ns
t _{WHWL}	t _{WPH}	Write Pulse Width High		Min	3	0	ns
_	_	Draguamming Operation (Note 2)	Byte	Тур	5		
t _{WHWH1}	t _{WHWH1}	Programming Operation (Note 2)	Word	Тур	7		μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0	.7	sec	
	t _{VCS}	V _{CC} Setup Time (Note 1)	Min	5	0	μs	
	t _{RB}	Recovery Time from RY/BY#	Recovery Time from RY/BY#)	ns
	t _{BUSY}	Program/Erase Valid to RY/BY# Delay	'	Max	9	0	ns

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.

S29AL016D S29AL016D_00_AI_E August 4, 2004






Notes:

- 1. $PA = program \ address, PD = program \ data, D_{OUT}$ is the true data at the program address.
- 2. Illustration shows device in word mode.

Figure I7. Program Operation Timings






Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
- 2. Illustration shows device in word mode.

Figure 18. Chip/Sector Erase Operation Timings


S29AL016D S29AL016D_00_AI_E August 4, 2004





Note: $VA = Valid \ address$. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


Figure 19. Data# Polling Timings (During Embedded Algorithms)



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 20. Toggle Bit Timings (During Embedded Algorithms)





Note: The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector.

Figure 21. DQ2 vs. DQ6 for Erase and Erase Suspend Operations

Temporary Sector Unprotect

Parameter					
JEDEC	Std Description		All Speed Options	Unit	
	t _{VIDR}	V _{ID} Rise and Fall Time (See Note)	Fall Time (See Note) Min		ns
	t _{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Note: Not 100% tested.





Figure 22. Temporary Sector Unprotect/Timing Diagram

S29AL016D S29AL016D_00_AI_E August 4, 2004





Note: For sector protect, A6 = 0, A1 = 1, A0 = 0. For sector unprotect, A6 = 1, A1 = 1, A0 = 0.

Figure 23. Sector Protect/Unprotect Timing Diagram



Alternate CE# Controlled Erase/Program Operations


Parai	neter				Speed	Options	
JEDEC	Std	Description		70	90	Unit	
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)		Min	70	90	ns
t _{AVEL}	t _{AS}	Address Setup Time		Min	()	ns
t _{ELAX}	t _{AH}	Address Hold Time		Min	45	45	ns
t _{DVEH}	t _{DS}	Data Setup Time		Min	35	45	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	()	ns	
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns	
t _{WLEL}	t _{WS}	WE# Setup Time		Min	()	ns
t _{EHWH}	t _{WH}	WE# Hold Time		Min	()	ns
t _{ELEH}	t _{CP}	CE# Pulse Width	CE# Pulse Width				ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High Mi			3	0	ns
+		Byte			į	5	
t _{WHWH1}	t _{WHWH1}	Programming Operation (Note 2)	Тур	-	7	μs	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0	.7	sec	

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.

S29AL016D S29AL016D_00_AI_E August 4, 2004





Notes:

- 1. $PA = program \ address, \ PD = program \ data, \ DQ7\# = complement \ of \ the \ data \ written \ to \ the \ device, \ D_{OUT} = data \ written \ to \ the \ device.$
- 2. Figure indicates the last two bus cycles of the command sequence.
- 3. Word mode address used as an example.

Figure 24. Alternate CE# Controlled Write Operation Timings



Erase and Programming Performance

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.7	10	S	Excludes 00h programming
Chip Erase Time		25		S	prior to erasure (Note 4)
Byte Programming Time		5	150	μs	
Word Programming Time		7	210	μs	Excludes system level
Chip Programming Time	Byte Mode	11	33	S	overhead (Note 5)
(Note 3)	Word Mode	7.2	21.6	S	

Notes:

- 1. Typical program and erase times assume the following conditions: 25° C, $V_{CC} = 3.0$ V, 100,000 cycles, checkerboard data pattern.
- 2. Under worst case conditions of 90°C, V_{CC} = 2.7 V, 1,000,000 cycles.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 9 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 100,000 cycles per sector.

TSOP and BGA Pin Capacitance

Parameter Symbol	Parameter Description	Test Setup	Package	Тур	Max	Unit
C	Input Canaditance	V - 0	TSOP	6	7.5	pF
C_IN	Input Capacitance	$V_{IN} = 0$	BGA	4.2	5.0	pF
C	Output Canacitance	V - 0	TSOP	8.5	12	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0$	BGA	5.4	6.5	pF
C	Control Din Canacitance	V - 0	TSOP	7.5	9	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0$	BGA	3.9	4.7	pF

Notes:

- 1. Sampled, not 100% tested.
- 2. Test conditions $T_A = 25$ °C, f = 1.0 MHz.

S29AL016D S29AL016D_00_Al_E August 4, 2004



2Mbit Type I SRAM

Common Features

- Single Wide Power Supply Range 2.3 to 3.6 Volts
- Very low standby current 2.0µA at 3.0V (Typical)
- Very low operating current 2.0mA at 3.0V and 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
- Simple memory control
 Dual Chip Enables (CE1# and CE2)
 Byte control for independent byte operation
 Output Enable (OE#) for memory expansion
- Low voltage data retention $V_{CC} = 1.8V$
- Very fast output enable access time 30ns OE# access time
- Automatic power down to standby mode
- TTL compatible three-state output driver
- Tested wafers



Functional Description

CE#	CE2	WE#	OE#	UB#	LB#	IO _{0~I5} (Note I)	Mode	Power
Н	Х	Χ	Х	Х	Х	High-Z	Standby (Note 2)	Standby
Х	L	Χ	Х	Х	Х	High-Z	Standby (Note 2)	Standby
L	Н	Х	Х	Н	Н	High-Z	Standby	Standby
L	Н	L	X (Note 3)	L (Note 1)	L (Note 1)	Data In	Write (Note 3)	Active
L	Н	Н	L	L (Note 1)	L (Note 1)	Data Out	Read	Active
L	Н	Н	Н	L (Note 1)	L (Note 1)	High-Z	Active	Active

Notes:

- 1. When UB# and LB# are in select mode (low), I/O0 I/O15 are affected as shown. When only LB# is in the select mode, only I/O0 I/O7 are affected as shown. When UB# is in the select mode only I/O8 I/O15 are affected as shown.
- 2. When the device is in standby mode, control inputs (WE#, OE#, UB#, and LB#), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- 3. When WE# is invoked, the OE# input is internally disabled and has no effect on the circuit.

Capacitance

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF

Note: These parameters are verified in device characterization and are not 100% tested.

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Voltage on any pin relative to $\ensuremath{V_{\text{SS}}}$	V_{IN}, V_{OUT}	-0.3 to $V_{CC} + 0.3$	V
Voltage on V_{CC} supply relative to V_{SS}	V_{CC}	-0.3 to 4.5V	V
Power Dissipation	P _D	500	W
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to 85	°C
Soldering Temperature and Time	T _{SOLDER}	240°C, 10sec (Lead only)	°C

Note: Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

60 2Mbit Type I SRAM SRAM_Type0I_03A0 August 4, 2004




Operating Characteristics (Over Specified Temperature Range)

ltem	Symbol	Test Conditions	Min	Type (Notel)	Max	Unit
Supply Voltage	V _{CC}		2.3	3.0	3.6	
Data Retention Voltage	V_{DR}	Chip Disabled (Note 3)	1.8		3.6	
Input High Voltage	V _{IH}		1.8		$V_{CC} + 0.3$	v
Input Low Voltage	V _{IL}		-0.3		0.6	V
Output High Voltage	V _{OH}	IOH = 0.2mA	V _{CC} - 0.2			
Output Low Voltage	V _{OL}	IOL = -0.2mA			0.2	
Input Leakage Current	I _{LI}	$V_{IN} = 0$ to VCC			0.5	
Output Leakage Current	I _{LO}	$OE# = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current at 1 µs Cycle Time (Note 2)	I _{CC1}	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ Chip Enabled, $I_{OUT} = 0$		2.0	4.0	
Read/Write Operating Supply Current at 70 ns Cycle Time (Note 2)	I _{CC2}	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ Chip Enabled, $I_{OUT} = 0$		12.0	16.0	mA
Page Mode Operating Supply Current at 70ns Cycle Time (Note 2) (Figure 1)	I _{CC3}	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ Chip Enabled, $I_{OUT} = 0$		4.0		IIIA
Read/Write Quiescent Operating Supply Current (Note 3)	I _{CC4}	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ Chip Enabled, $I_{OUT} = 0$, $f = 0$			3.0	
Maximum Standby Current (Note 3)	I _{SB1}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85$ °C, $V_{CC} = 3.6$ V		2.0	20.0	11.4
Maximum Data Retention Current (Note 3)	I _{DR}	V_{CC} = 1.8V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A = 85°C			10.0	μA

Notes:

- 1. Typical values are measured at $V_{CC} = V_{CC}$ Typ., $T_A = 25$ °C and is not 100% tested.
- 2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.
- 3. This device assumes a standby mode if the chip is disabled (CE1# high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS} .





Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

Timing Test Conditions

Item	
Input Pulse Level	$0.1 V_{CC}$ to $0.9 \ V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 30pF
Operating Temperature	-40 to +85°C

62 2Mbit Type I SRAM SRAM_Type0I_03A0 August 4, 2004



Timing

		2.3 - 3.6 V		
ltem	Symbol	Min	Max	Units
Read Cycle Time	t _{RC}	70		
Address Access Time	t _{AA}		70	
Chip Enable to Valid Output	t _{CO}		70	
Output Enable to Valid Output	t _{OE}		35	
Byte Select to Valid Output	t _{LB} , t _{UB}		70	
Chip Enable to Low-Z output	t _{LZ}	10		
Output Enable to Low-Z Output	t _{OLZ}	5		
Byte Select to Low-Z Output	t _{LBLZ} , t _{UBLZ}	10		
Chip Disable to High-Z Output	t _{HZ}	0	20	
Output Disable to High-Z Output	t _{OHZ}	0	20	
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}	0	20	
Output Hold from Address Change	t _{OH}	10		ns
Write Cycle Time	t _{WC}	70		
Chip Enable to End of Write	t _{CW}	50		
Address Valid to End of Write	t _{AW}	50		
Byte Select to End of Write	t _{LBW} , t _{UBW}	50		
Write Pulse Width	t _{WP}	40		
Address Setup Time	t _{AS}	0		
Write Recovery Time	t _{WR}	0		
Write to High-Z Output	t _{WHZ}		20	
Data to Write Time Overlap	t _{DW}	40		
Data Hold from Write Time	t _{DH}	0		
End Write to Low-Z Output	t _{OW}	10		



Timing Diagrams




Figure 2. Timing of Read Cycle (CE# = OE# = V_{IL} , WE# = CE2= V_{IH})




Figure 3. Timing Waveform of Read Cycle (WE# = VIH)

64 2Mbit Type I SRAM SRAM_Type0I_03A0 August 4, 2004






Figure 4. Timing Waveform of Write Cycle (WE# Control)




Figure 5. Timing Waveform of Write Cycle (CEI# Control)



2Mbit Type 2 SRAM 128K x 16 Static RAM

Common Features

- High Speed
 - 55ns and 70ns availability
- Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1MHz
 - Typical active current: 7 mA @ f = fmax (70ns speed)
- Low standby power
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power

Functional Description

The 2Mbit Type 2 SRAM is a family of high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL™) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE# High). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE# High), outputs are disabled (OE# High), both Byte High Enable and Byte Low Enable are disabled (BHE#, BLE# High), or during a write operation (CE# Low, and WE# Low).

Writing to the device is accomplished by taking Chip Enable (CE#) and Write Enable (WE#) inputs Low. If Byte Low Enable (BLE#) is Low, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A16). If Byte High Enable (BHE#) is Low, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A16).

Reading from the device is accomplished by taking Chip Enable (CE#) and Output Enable (OE#) Low while forcing the Write Enable (WE#) High. If Byte Low Enable (BLE#) is Low, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE#) is Low, then data from memory will appear on I/O8 to I/O15. See Table 1 for a complete description of read and write modes.

Maximum Ratings

66 2Mbit Type 2 SRAM SRAM_Type04_04A0 August 4, 2004



Operating Range

Range	Ambient Temperature	V _{cc}
Industrial	-40°C to +85°C	2.7V to 3.3V

Product Portfolio

					Р	ower Dissipation	n (Industi	rial)	
				Opera	ting, I _{CC}				
V _{CC} Range			f = I MHz f = f _{max}			ıx	Standby (I _{SB2})		
V _{CC (min)}	V _{CC (typ.)} (note 2)	V _{CC (max)}	Speed	Typ. (note 2)	Max	Typ. (note 2)	Max	Typ. (note 2)	Max
2.7V	3.0V	3.3V	55 ns	1.5 mA	3 mA	12 mA	25 mA	24	104
Z./V	3.00	3.30	70 ns	1.5 mA	3 mA	7 mA	15 mA	2 μΑ	10 μΑ

Notes:

- 1. $V_{IL(min.)} = -2.0V$ for pulse durations less than 20 ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C.

Electrical Characteristics

	Voltage Range 2.7V - 3.3V								
Parameter	Description	Test C	Test Conditions		Typ. (note 1)	Max	Unit		
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA	V _{CC} = 2.7V	2.4					
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	V _{CC} = 2.7V			0.4	V		
V_{IH}	Input High Voltage					V _{CC} + 0.3V	V		
V _{IL}	Input Low Voltage					0.8			
I _{IX}	Input Leakage Current	$GND < V_I < V_{CC}$		-1		+1			
I _{OZ}	Output Leakage Current	GND < V _O < V _{CC} , Ou	tput Disabled	-1		+1	μΑ		
	V On austin - Countly Country	$f = f_{MAX} = 1/t_{RC}$	V _{CC} = 3.3V		7	15	0		
I _{CC}	V _{CC} Operating Supply Current	f = 1 MHz $f = 1 MHz$ $f = 1 MHz$	$I_{OUT} = 0 \text{ mA}$ $f = 1 \text{ MHz}$ $CMOS \text{ Levels}$		1.5	3	mA		
I _{SB1}	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} CE\# \geq V_{CC} = 0.2V \\ V_{IN} \geq V_{CC} = 0.2V \text{ or } V_{IN} \leq 0.2V, \\ f = fmax \text{ (Address and Data Only),} \\ f=0 \text{ (OE\#, WE\#, BHE\# and BLE\#)} \end{array}$			2	10	μΑ		
I _{SB2}	Automatic CE Power-Down Current—CMOS Inputs	$CE\# \geq V_{CC} - 0.2V \\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{CC} \\ f = 0, V_{CC} = 3.3V$	/ _{IN} ≤ 0.2V,				·		

Notes:

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C.




Capacitance

Parameter	Description	Test Condition	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	6	ъГ
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

Note: Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms






Figure I. AC Test Loads and Waveforms

Parameters	2.5 V	3.0V	3.3V	Unit
R1	16.6	1.105	1.216	
R2	15.4	1.550	1.374	K Ohms
R _{TH}	8	0.645	0.645	
V _{TH}	1.20	1.75	1.75	Volts

Data Retention Characteristics (Over the Operation Range)

Parameter	Description	Conditions	Min.	Typ (note I)	Max.	Unit
V_{DR}	V _{CC} for Data Retention		1.5		V_{CCMAX}	V
I _{CCDR}	Data Retention Current	$V_{CC} = 1.5V \text{ CE} \# \ge V_{CC} - 0.2V$		1	4	μΑ
t _{CDR} (note 2)	Chip Deselect to Data Retention Time		0			20
t _R (note 3)	Operation Recovery Time		t_{RC}			ns

Notes

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25$ °C.
- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} > 100$ ms or stable at $V_{CC(min.)} > 100$ ms.

2Mbit Type 2 SRAM SRAM_Type04_04A0 August 4, 2004






Figure 2. Data Retention Waveform

Note: BHE#.BLE# is the AND of both BHE# and BLE#. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE# and BLE#.



Switching Characteristics

D		55	55 ns		70 ns	
Parameter	Description		Max	Min	Max	Unit
Read Cycle		•	•	•		
t _{RC}	Read Cycle Time	55		70		
t _{AA}	Address to Data Valid		55		70	
t _{OHA}	Data Hold from Address Change	10		10		
t _{ACE}	CE# Low to Data Valid		55		70	
t _{DOE}	OE# Low to Data Valid		25		35	
t _{LZOE}	OE# Low to Low Z (note 2)	5		5		
t _{HZOE}	OE# High to High Z (note 2, 4)		20		25	
t _{LZCE}	CE# Low to Low Z (note 2)	10		10		ns
t _{HZCE}	CE# High to High Z (note 2, 4)		20		25	
t _{PU}	CE# Low to Power-Up	0		0		
t _{PD}	CE# High to Power-Down		55		70	
t _{DBE}	BHE# / BLE# Low to Data Valid		55		70	
t _{LZBE} (note 3)	BHE# / BLE# Low to Low Z (note 2)	5		5		
t _{HZBE}	BHE# / BLE# High to High Z (note 2, 4)		20		25	
Write Cycle (not	te 5)					
t _{WC}	Write Cycle Time	55		70		
t _{SCE}	CE# Low to Write End	45		60		
t _{AW}	Address Set-Up to Write End	45		60		
t _{HA}	Address Hold from Write End	0		0		
t _{SA}	Address Set-Up to Write Start	0		0		
t _{PWE}	WE# Pulse Width	45		50		ns
t _{BW}	BHE# / BLE# Pulse Width	50		60		
t _{SD}	Data Set-Up to Write End	25		30		
t _{HD}	Data Hold from Write End	0		0		
t _{HZWE}	WE# Low to High Z (note 2, 4)		20		25	
t _{LZWE}	WE# High to Low Z (note 2)	5		5		

Notes:

- 1. Test conditions assume signal transition time of 5 ns or less, timing reference levels of $V_{CC(typ.)}$ /2, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified IOL/IOH and 30 pF load capacitance.
- 2. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZWE} for any given device.
- 3. If both byte enables are toggled together this value is 10ns.
- 4. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
- 5. The internal write time of the memory is defined by the overlap of WE#, CE# = V_{IL} , BHE# and/or BLE# = V_{IL} . All signals must be Active to initiate a write, and any of these signals can terminate a write by going Inactive. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

70 2Mbit Type 2 SRAM SRAM_Type04_04A0 August 4, 2004



Switching Waveforms




Figure 3. Read Cycle I (Address Transition Controlled)

Notes:

- 1. Device is continuously selected. OE#, CE# = V_{IL} , BHE#, BLE# = V_{IL} .
- 2. WE# is High for read cycle.




Figure 4. Read Cycle 2 (OE# Controlled)

Notes:

- 1. WE# is High for read cycle.
- 2. Address valid prior to or coincident with CE#, BHE#, BLE# transition Low.







Figure 5. Write Cycle I (WE# Controlled)

- 1. The internal write time of the memory is defined by the overlap of WE#, CE# = V_{IL} , BHE# and/or BLE# = V_{IL} . All signals must be Active to initiate a write, and any of these signals can terminate a write by going Inactive. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
- 2. Data I/O is high-impedance if $OE# = V_{IH}$.
- 3. If CE# goes High simultaneously with WE# High, the output remains in a high-impedance state.
- 4. During this period, the I/Os are in output state and input signals should not be applied.

72 2Mbit Type 2 SRAM SRAM_Type04_04A0 August 4, 2004





- 1. The internal write time of the memory is defined by the overlap of WE#, CE# = V_{IL} , BHE# and/or BLE# = V_{IL} . All signals must be Active to initiate a write, and any of these signals can terminate a write by going Inactive. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
- 2. Data I/O is high-impedance if OE# = V_{IH} .
- 3. If CE# goes High simultaneously with WE# High, the output remains in a high-impedance state.
- 4. During this period, the I/Os are in output state and input signals should not be applied.




Figure 7. Write Cycle 3 (WE# Controlled, OE# LOW)

Notes:

- 1. If CE# goes High simultaneously with WE# High, the output remains in a high-impedance state.
- 2. During this period, the I/Os are in output state and input signals should not be applied.






Figure 8. Write Cycle 4 (BHE#/BLE# Controlled, OE# Low)

- 1. If CE# goes High simultaneously with WE# High, the output remains in a high-impedance state.
- 2. During this period, the I/Os are in output state and input signals should not be applied.

Typical DC and AC Parameters




Figure 9. Operating Current vs. Supply Voltage





Figure 10. Standby Current vs. Supply Voltage

74 2Mbit Type 2 SRAM SRAM_Type04_04A0 August 4, 2004





SUPPLY VOLTAGE (V)

Figure II. Access Time vs. Supply Voltage

Truth Table

Table I. Truth Table

CE#	WE#	OE#	ВНЕ#	BLE#	Inputs / Outputs	Mode	Power	
Н	Х	Χ	Χ	Χ	High-Z	Deselect/Power-Down	Standby (I _{SB})	
L	Х	Χ	Н	Н	High-Z	Output Disabled		
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I)	
L	Н	L	Н	L	Data Out (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Read		
L	Н	L	L	Н	Data Out (I/O ₈ -I/O ₁₅); I/O ₀ -I/O ₇ in High Z	Read		
L	Н	Н	L	L	High-Z	Output Disabled		
L	Н	Н	Н	L	High-Z	Output Disabled	- Active (I _{CC})	
L	Н	Н	L	Н	High-Z	Output Disabled		
L	L	Χ	L	L	Data In (I/O _O -I/O ₁₅)	Write		
L	П	Х	Н	L	Data In (I/O _O -I/O ₇); I/O ₈ -I/O ₁₅ in High Z	Write		
L	L	Х	L	Н	Data In (I/O ₈ -I/O ₁₅); I/O ₀ -I/O ₇ in High Z	Write		



Revision Summary

Revision A (September 27, 2004)

Initial release.

Revision A+I (November II, 2004)

Deleted parameter " t_{OES} " at page 50,56. Changed the symbol of " tLBZ, tUBZ" to " tLBLZ, tUBLZ" at page 63.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion TM product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

The contents of this document are subject to change without notice. This document may contain information on a Spansion™ product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2004 Spansion LLC. All rights reserved.

Spansion[™], the Spansion[™] logo, MirrorBit, combinations thereof, and ExpressFlash are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.